Discuss hansilclark's answer to: Delta39K zero skew clocks (using PLL)

How to input a clock to the Delta39K and output clocks with zero skew?

hansilclark
hansilclark Answered:

Hi Peters,

The PLL has multiple clock de-skewing options. When a delay equal to the clock tree delay is selected in the feedback path, the delay through the Delta39K clock tree is compensated for.

Add a comment Add your own answer
Liked this answer? Tell your friends about it
Add Your Comment (or add your own answer)
Insert: